Abstract-Continuous-time data conversion and continuoustime DSP are an interesting alternative to conventional methods of signal conversion and processing. This alternative does not suffer from aliasing, shows superior spectral properties (e.g., no quantization noise floor), and enables event-driven flexible signal processing capabilities using digital circuits, thus scaling well with technology. However, this approach has so far been limited by the power dissipation of the continuous-time ADC. We present a novel continuous-time ADC architecture suitable for this approach, that allows a programmable, highly compact, and power-efficient circuit implementation, while preserving the benefits of continuoustime ADC/DSP systems. In the process, first-order quantization error spectral shaping has been added, which improves the baseband SNDR. Implemented in 0.65-V 28-nm FDSOI process, the 0.0032-mm 2 ADC achieves 32-42 dB SNDR over a 10-50 MHz bandwidth while consuming 24 µW, giving an FOM of 3-10 fJ/conversion-step. The ADC shows signal-amplitude-dependent power dissipation with a zero-input power of 8 µW.
domain with a continuous time axis and a discrete amplitude axis is called "CT digital", and the corresponding processor is called "CT DSP" [1] . Each category has unique features that can be exploited in the context of specific applications.
As an example, consider the case of ultra-low-power (ULP) receivers (RX), which are characterized by extremely tight power budgets (e.g., only 100 µW in wake-up receivers [2] ). The power constraint limits the RX multichannel capabilities and blocker robustness [2] . To enable scenario-dependent power and performance scalability, programmability is desirable. Consequently, ULP receivers need filtering capabilities that are programmable in terms of response type (e.g., bandpass/low-pass etc.), performance (e.g., number of taps), and specifications (e.g., passband width). We now evaluate the different processor types with respect to the ULP RX application (see Fig. 1 ). Analog signal processing, while power efficient, does not offer the desired programmability. DT DSP allows a high degree of programmability. However, it requires a DT ADC, which, in the context of ULP RX, needs to digitize signals in the 10-50 MHz intermediate frequency (IF) bandwidth (bounded by the 1/f corner on the lower end and by the LO drift on the upper one [2] ) with a modest resolution of about 5 bits. The power budget is limited to only few 10s of µW. A Nyquist DT ADC may meet this constraint, but it suffers from aliasing and requires an antialiasing filter with stringent specifications, which cannot be met by a passive implementation, requiring a power-hungry active one. Oversampling can simplify the filter specifications, but the high sampling rate results in a major power overhead for the ADC and the DSP. The DT analog representation, too, suffers from aliasing, and requires an antialiasing filter. Thus, power-efficient handling of DT digital and DT analog signals is a challenge.
Let us now consider the CT digital domain. Here, the time axis remains continuous, and there is no sampling in time. No aliasing thus occurs and no antialiasing filter is required [1] , [3] . Therefore, unlike its DT counterparts, analog to CT digital conversion-performed by a clockless CT ADC-can be power-efficient and with improved spectral properties [3] . The ADC output is at a non-uniform, signal-dependent rate, which can be low enough to keep the power of the subsequent blocks low. It can be processed directly by a clockless event-driven CT DSP [3] , which preserves the timing details of the CT digital signals as they evolve in CT. CT DSP has already been demonstrated for kHz-to GHz-range applications [3] [4] [5] and has been shown to handle signals in many CT/DT digital formats [4] . So far, only transversal implementations have been demonstrated, while recursive ones remain a work in progress. For a CT DSP to attain its potential, significant improvements are needed in the performance-power consumption for a given SNDR and input bandwidth-of the accompanying CT ADCs, which currently lags well behind that of DT ADCs. To address this, the authors have developed a novel CT ADC architecture that enables a very power-efficient implementation, recently presented in [6] . This paper expands on that and gives more insight into the architecture, additional circuit details, measurement results, and comparisons with DT/CT ADCs. Prior art is discussed in Section II; Section III presents the architecture and its model. Section IV gives the circuit implementation. Measurement results and comparisons to other ADCs are discussed respectively in Sections V and VI. Section VII concludes the paper.
II. OVERVIEW OF EXISTING MEDIUM-RESOLUTION CT ADC ARCHITECTURES
Medium-resolution CT ADCs have so far been implemented using asynchronous CT delta modulators (Fig. 2) [3] , [7] . The comparators detect the crossings of the input with the comparison levels; the feedback DAC generates one of 2 N comparison levels each time, as needed to track the input. A CT digital signal is generated at the counter output. The scheme implemented is level-crossing sampling (LCS) [8] , but in CT, without time discretization, unlike the case in [8] and [9] . The comparators handle a rail-to-rail input swing; nonidealities like offsets make their design challenging. Improvements to this architecture are discussed elsewhere [7] .
The loop delay in an asynchronous delta modulator needs to be smaller than the minimum time between two consecutive level crossings, termed as granularity, T GRAN . For a singletone input, T GRAN = (2 N πf in,max ) −1 [3] . For a 5-bit ADC with a 50-MHz f in,max , T GRAN = 200 ps. This delay needs to be further divided between the comparators, the digital logic, and the feedback DAC of the ADC, making their design challenging under a low power budget. Therefore, although CT ADCs have been improving [3] , [7] , they are not as power efficient as DT ADCs.
In a uniform-resolution LCS CT ADC, any two consecutive level crossings are spaced in amplitude by one quantization step. Ref. [10] exploits this and replaces the N -bit DAC with a 1-bit DAC, resulting in a compact, low-power ADC. However, the implementation has substantial circuitry in the feedback path, which may cut into the loop delay and make it unsuitable for IF applications. The approach presented in this paper exploits the 1-bit feedback DAC concept while keeping the feedback path extremely simple, thereby lowering the loop delay significantly.
III. ARCHITECTURE

A. Operation
In our approach, we replace the N-bit feedback DAC with chopping, resulting in the architecture shown in Fig. 3 (the relation to LCS schemes will become clearer shortly). The fully differential input (when S is 1) or its negative version (when S is 0) is fed to a G m − C integrator through chopping switches. The comparators COM P 1 and COM P 2 detect when the outputs of the integrator, V INP _COMP and V INM_COMP , cross the threshold V C . Each comparator output is connected to the INC or DEC output depending on S D . Assume that S = S D = 1. As the input V INP rises from the common mode (see initial part in Fig. 4) , the integrator output V INP _COMP increases. When the latter crosses V C , COMP 1 outputs a 1. The comparator output is connected to a T flipflop through an OR gate, and this 0 → 1 transition on it, toggles S to 0. This flips the input switches, and hence, the polarity of the input to the integrator, causing it to charge the capacitances, C s , in the opposite direction. This folds the integrator outputs such that now V INP _COMP decreases, moving away from V C (whereas V INM_COMP starts rising towards it). Once V INP _COMP goes below V C , the output of COM P 1 (which was 1) becomes 0. This 1 → 0 transition in the output of COM P 1 (V INP _COMP < V C ) follows the 0 → 1 transition (V INP _COMP > V C ) after a "loop" delay due to the delays in the comparator, digital blocks, switches, and the transconductor. Therefore, the output of COM P 1 is a narrow pulse, which appears on the IN C output to which it is connected (S D = 1). The 1 → 0 transition on the output of COM P 1 toggles S D to 0 through another T flip flop, so that comparator output connections to IN C and DEC are reversed (e.g., output of COM P 2 now gets connected to IN C). Next, when a rising V INM_COMP crosses V C , COMP 2 makes a 0 → 1 transition, causing another flip in S. A similar process as above generates a narrow pulse at the output of COM P 2 , and hence, at the IN C output. The cycle thus repeats. The ADC output is a 2-bit pulse train, and it represents the difference between INC and DEC signals, shown in Fig. 4 . This output is CT digital and is not synchronized to any clock. The input analog information is thus encoded in the timing and polarity of the output pulses (INC/DEC).
A non-zero pulse width in the ADC output results due to a non-zero loop delay, and it is not constant, as the loop delay is not constant either. In order to ensure that no threshold crossings are missed due to the non-zero pulse width, the latter (and hence the loop delay) needs to be lower than the minimum intersample time, T GRAN . This condition defines the loop delay constraint for the ADC. The variable loop delay/pulse width, which will be PVT dependent, can be a source of nonlinearity [7] . To avoid this, we ensure that the pulse width is not an essential part of the coding scheme; as can be deduced from the description above, it is the pulses' rising edges, which represent the crossing instant, that matter. Those edges can be preserved in further pulse shaping. We, in fact, ensure this in pulse shaping for measurement purposes, as described in Section V. Similar pulse shaping can be used if further on-chip processing of the pulses is desired.
The feedback path in the ADC is greatly simplified compared to that in CT delta modulators [3] , [7] , [10] , as it is composed of switches and digital logic. This significantly lowers the loop delay-now primarily determined by the comparatorand allows a high speed of operation.
B. Model
We will now present a simple model for the ADC. Consider the case of a sinusoidal input. The comparators (in Fig. 3 . The proposed ADC is modeled as a cascade of an integrator, a level-crossing sampling quantizer, and a Δ block (which behaves like a differentiator). The input signal and input noise components pass through an integrator-differentiator cascade and come out without frequency shaping. The quantizer adds quantization error and thermal noise, which are first-order shaped by the differentiator transfer function of the Δ block. Time waveforms are shown below the corresponding spectra.
We thus see from Fig. 5 that the ADC produces a pulse at its output every time the unfolded integral of the input signal crosses a quantization level of the LCS quantizer. We can thus model the ADC as a cascade of an integrator, an LCS quantizer, and a "Δ block", which generates a narrow pulse for every transition in the quantizer output, as shown in Fig. 6 . The polarity of the pulse depends on that of the transition: a rising transition results in a positive (IN C) pulse whereas a negative one results in a negative (DEC) pulse. The Δ block thus behaves like a differentiator (with narrow pulses replacing the theoretical impulses). Note that the cascade of an LCS quantizer and the Δ block is a delta encoder [11] . Thus, the ADC produces a delta-modulated version of the input integral.
As shown in Fig. 6 , the input signal and noise undergo an integrator transfer function (TF), with a 20 dB/decade roll-off. Note that this TF can be designed such that there is amplification in the signal bandwidth (i.e., by making its unity gain bandwidth, f 0 > f in,max ). The quantizer produces a staircase LCS-quantized version of the integrated signal. In the process, it adds quantization error-the difference between the quantized and the integrated signals-and thermal noise to the integrated signal. This quantizer, since it is not accompanied by sampling, does not suffer from aliasing; the quantization error it adds thus consists of only distortion components with no spectral components in-between [1] , [3] . In a DT ADC, however, sampling causes aliasing of these distortion components, resulting in additional spectral components [1] ; the resulting error is often termed "quantization noise" [1] . The reader is cautioned to not confuse the thermal noise shown with such "quantization noise". The Δ block acts as a differentiator to the quantizer output and shapes it accordingly. In the overall system, the signal component and input noise go through a cascade of an integrator and an effective differentiator, coming out with no net attenuation or amplification. The quantization error, however, only goes through a differentiator transfer function and undergoes first-order shaping, which keeps the power of the baseband error components low. This fact, combined with aliasfree operation, improves the baseband SNDR of the ADC. This spectral behavior has been confirmed through simulations and measurements. Typical output spectra can be found in Section V (e.g., see Fig. 14) . Such shaping is also seen in VCO-based DT ADCs [12] , which are based on a different principle. The original signal can be reconstructed using a low-pass filter.
C. Design Considerations 1) Performance Tradeoffs:
The power of the distortion components produced by quantization (before shaping) in Fig. 6 [3] depends on the quantizer resolution, which is set through the threshold, V C (recall that V LSB = 2V C ), and the quantizer input amplitude, which depends on the transconductance, G m . In order to enhance SNDR, V C must be reduced and G m increased. Both result in a lower minimum inter-sample time, T GRAN , and require higher power dissipation in order to satisfy a tighter loop delay constraint. A higher G m , depending on design, may also increase the input transistor nonlinearities in the G m block and increase distortion (the output nonlinearities are not an issue as the G m output swing is limited to [−V C , V C ] due to flipping; note that the swing of the mentally constructed "unfolded" integrator output in Fig. 5 can go beyond the supply if the integrator has enough gain). Also, the noise of the G m stage dominates the total input-referred noise and limits SNDR. In short, the ADC performance is set through V C and/or G m (or with programmable capacitors, C s ), resulting in a direct trade-off with power dissipation.
2) Overflows: In a practical implementation, the non-zero loop delay results in an overshoot of the integrator output above the threshold after every crossing (Fig. 7) . A special case of an overshoot is when the input signal changes polarity (crosses the common mode) before the integrator output can go below V C , as indicated by "overflow" in Fig. 7 . The change of input polarity reverses the direction of integration such that the integrator outputs move away from the comparison window. To bring the signal back, comparators COM P 3 and COM P 4 in Fig. 3 detect when the integrator output crosses V SAT (= 2V C ) and reset its output (IN _RST = 1) by shorting the integrating capacitors through switches (not shown).
For a given V C , as the loop delay is increased relative to the minimum inter-sample time, T GRAN , the duration for which the integrator output is outside the comparison window due to the overshoot increases, and so does the likelihood of an overflow. The same effect results as the input amplitude increases or as V C is reduced for a given loop delay, in which case T GRAN becomes smaller for a given loop delay. This imposes a constraint on the loop delay. To investigate this, we applied a full-scale (worst case) 50-MHz-bandlimited random Gaussian input to the ADC set up with a typical value of V C (80 mV). The loop delay was then varied and the number of overflows was measured over a 100-µs duration. No overflow was observed as long as the loop delay was under 1.4 ns. This is a rather relaxed requirement as the T GRAN (∼2 ns) requires a much lower loop delay. Excessive overflows result when the loop delay is close to T GRAN . In such a case, for the worst-case two-tone input, the SFDR falls drastically, as will be seen in Section V ( Fig. 18(a) for V C = 44 mV). In order to avoid this, we designed the system to have a worst-case loop delay lower than T GRAN /5. This, however, required a very fast CT comparator, whose design will be discussed in Section IV.
3) Output Token Rate: In a V LSB -step LCS quantizer [3] , the number of tokens produced per second, NT P S, for a single-tone input at frequency f in , with A in,p−p amplitude is given by NT P S = f in × 2Ain,p−p VLSB . In the presented ADC, the input to the quantizer is the integrator output (see Fig. 6 ), whose amplitude is given by
Thus, the ADC's NT P S-and hence its power dissipationis independent of frequency (see Appendix for implications on CT DSP power). Rather, it increases with the input amplitude; this is seen in Fig. 8 , where the output pulse density increases with the input signal value. This makes the circuit partially behave like a voltage-to-frequency converter (VFC) [13] . However, unlike a VFC, our ADC produces no pulses when the input is zero. Also, the architecture is more power efficient than the integrate-and-reset structure of a VFC, as no charge is lost during flipping. The minimum inter-sample time of the ADC can be calculated to be T GRAN =
2VC
Ain,p−p,maxπf0 . 4) System-Level Considerations: An LCS quantizer requires a pre-filter to limit the input bandwidth in order to avoid slope overload and the resulting high quantization error. In the presented ADC, the integrator acts as a pre-filter, obviating the need for a separate filter. Once the ADC is designed to handle a single-tone input at an amplitude A in,max , it can handle a A in,max -amplitude single-tone input at any frequency without slope overload. The integrator can also serve as an IF gain stage in a receiver, in which case the only blocks that will require additional power will be the comparators and the logic. 
IV. INTEGRATED CIRCUIT IMPLEMENTATION
A proof-of-concept chip was designed using ST's 28 nm Ultra Thin Body and BOX (UTBB) FDSOI technology. FDSOI [14] allows the use of transistor backgate bias-or the "backbias"-to lower the threshold voltage, and enables a low-V DD (0.65 V) implementation. The implementation details of the transconductor and the CT comparator are discussed now.
A. Transconductor
The transconductor is an actively-loaded differential stage (Fig. 9) . Its G m can be programmed through the tail current I GM . Transistors are biased in the subthreshold regime In phase 1 (t < T 1 ), the inputs of the Gm stage are connected to the common mode. Offsets at the Gm output and the comparator input are sampled on capacitors Cc. In phase 2 (T 1 < t < T 2 ), a well-defined current I T H is injected onto the left-hand plate of C C for a duration δt, charging those capacitors to a desired voltage and thus setting the threshold. In phase 3 (t > T 3 ), the Gm output is connected to the comparator inputs and the ADC input is applied. Offsets at the comparator input and the Gm output are effectively cancelled. for better g m /I D . The degraded linearity is mitigated through degeneration. The CMFB circuit has a resistor common-mode voltage sensor and a source follower, whose output controls the active load gates.
B. Comparators
The comparator is the most critical block in the architecture as its delay dominates the loop delay. We use the inverter-based comparator architecture from [5] [ Fig. 10(a) ], which is particularly suited for a low-V DD implementation. This comes at the cost of a poor power supply rejection ratio, requiring a clean supply.
The comparator thresholds are controlled by a single, external current reference, I T H . They are set in a two-phase process following an external reset command. Described in Fig. 10(b) , the process also performs automatic on-chip calibration of the offsets at the comparator inputs and at the transconductor outputs. The mechanism is sequentially repeated for all comparators using the same current I T H (100s of nA) and the same on-chip timing control block that sets δt. This ensures that there are no timing-skew and current-mismatch errors. Threshold accuracy is thus limited by the C C mismatch in the comparators. In order to mitigate this, the capacitor C C was implemented as an 80 fF MOM capacitor. Monte-Carlo simulations show a 1-σ comparator offset of less than 1% of the nominal V C value (80 mV). This mechanism thus guarantees good matching of all comparator thresholds irrespective of PVT variations.
The entire threshold setting phase takes only 1.5 µs and happens once every few ms. This can be a limitation for some applications and arises due to the comparator architecture used. We note, however, that most wireless communication systems have to be periodically calibrated to handle an always-evolving channel. A ms-range operation between calibration pauses is sufficiently long, and the thresholds can be set during the pauses. In cases where this is a concern, a larger C C can be used to reduce the reset frequency or other comparator architectures that do not face this limitation can be considered (e.g., those in [3] , [7] ), while using the presented ADC architecture. The comparator delay decreases with an increasing input slope [7] . Post-layout simulations for a ramp input show a 480-190 ps delay drop for a 5-50 V/µs rise in ramp slope (Fig. 11) . The rest of the components in the feedback path (digital logic and input switches) incur a delay of only 50 ps, resulting in a worst-case system loop delay of 240 ps. The comparator power dissipation increases as its input moves closer to the threshold. It goes to a low value for a zero input (this is also why COM P 3-4 in Fig. 3 do not add a major power overhead) ; in such a case, the transconductor dissipates most of the power.
V. MEASUREMENT RESULTS
The core area of the chip (Fig. 12) , including that of the threshold setting circuit, is only 45 × 72 µm 2 (0.0032 mm 2 ). In this test chip, transconductor-and threshold-setting current sources are external for testing purposes. Backbiases of ±2 V and ±0.75 V (a negative value is used for PMOS transistors; see [14] for information on backbias in FDSOI) were used for the FDSOI transistors in digital and analog sections respectively, chosen such that the transistor thresholds were lowered enough to meet the loop delay constraint. While the backbias generators were also external, note that no current is drawn from them and the precision required of them is low, simplifying their potential IC implementation (e.g., see [14] where a low-power charge pump implements the back-bias generator on chip; note that in [14] the backbias varies dynamically, whereas in our case it stays constant throughout). Back-bias generators can be shared between circuits on a larger chip, of which the ADC would be a part. For example, a wake-up radio containing the ADC would be integrated with a complete transceiver, which would use body biasing to advantage; we would thus benefit from the existence of the body bias generator.
The ADC output consists of narrow pulses, whose rising edge encodes the desired timing information (the falling edge, and hence, the pulse width can thus be ignored in principle). To extract them out of the chip for measurement purposes, we connected the ADC outputs to T flip-flops, which toggle for every rising edge of IN C/DEC signals (Fig. 13) . This extends the pulse width to the time between the rising edges of two IN C or two DEC signals, and makes extraction out of the chip possible. We used on-chip digital buffers to drive them out. Once outside, every edge (rising/falling) is converted to a pulse of fixed width, T P W , thereby reconstructing the ADC outputs. This edge-to-pulse conversion is equivalent to passing the ADC's impulse output through an analog filter with an impulse response given by h(t) = rect t TPW − 1 2 , which corresponds to a TF of H(f ) = T P W sinc (πf T P W ) e −jπf TPW . Thus, T P W can be set as per the bandwidth specifications. For example, if f in,max = 50 MHz, a T P W < 20 ns should be used so that the in-band components will be preserved. This requirement, however, is quite relaxed as the pulse width is limited by T GRAN , which is ∼2 ns. To minimize timing errors, the output pulses were captured in real time with a high-speed scope (40 GS/s). An FFT was performed on the difference of the oversampled IN C_out and DEC_out signals (Fig. 13) to get the output spectra.
Measured output spectra for 150 mV p-p (−3 dBFS) singletone inputs at 10 and 50 MHz are given in Fig. 14 . These tests were carried out using V C = 80 mV and I GM = 4 µA. As expected, the output spectrum contains the signal component, along with its first-order-shaped odd harmonics and thermal noise. Alias-free operation is confirmed through an outof-band test tone at 60 MHz; the output spectrum (Fig. 15) shows no degradation due to noise or aliasing. The SNR (SNDR) is measured by integrating the noise (and distortion) over the 10-50 MHz band. The SNDR-vs.-input-frequency plot for −3 dBFS single-tone inputs is given in Fig. 16 . The constant input amplitude results in a constant power consumption of 24 µW, independent of input frequency. The maximum measured ADC output token rate is a modest 200 MS/s. For a two-tone input, the output spectrum consists of signal components and first-order shaped intermodulation products (Fig. 17) . In order to demonstrate programmability, the threshold, V C , and the transconductor bias current, I GM , are changed from their nominal values. The SFDR and power dissipation for a two-tone input is plotted in Fig. 18(a) for two different V C values. We see that V C can be programmed, at the expense of power, to maintain an SFDR > 30 dB over a wide amplitude range, potentially easing the IF AGC in a wake-up receiver. The fall in the SFDR plot for V C = 44 mV at high input amplitudes is due to excessive overflows due to a lower T GRAN for a fixed loop delay. Such programmability can also be obtained through I GM [ Fig. 18(b) ]. Performance can thus be traded off for power dissipation based on signal conditions. Power dissipation decreases with decreasing input amplitude. Power consumed for a zero input is 8 µW.
The two-tone test was repeated for different backbiases of the digital section transistors (Fig. 19) . A 0 to ±2 V change in the backbias drops the delay of the digital section from 83 to 40 ps, per post-layout simulations. The faster feedback reduces loop delay and increases the input amplitude at which overflows cause the SFDR to fall drastically. Table II compares our ADC with other state-of-the-art DT ADCs that have a bandwidth ≤ 100 MHz and similar modest SNDR values, and with other CT ADCs (FOM figures are discussed below). The presented ADC occupies a very low area, owing to both the advanced technology used and its simple circuitry. It does not require an antialiasing filter, unlike DT ADCs. Its power consumption is quite competitive compared to the DT ADCs, despite the latter not including the power dissipation of the antialiasing filter. We do not include the power dissipation for the generation of the backbiases and the reference currents I GM (< 12 µA) and I T H (100s of nA), as they will be shared by the complete CT ADC/DSP/DAC system.
VI. COMPARISON WITH THE STATE OF THE ART
To compare the ADCs [15] , we use two metrics: the Walden FOM for the core ADC, F OM W = P/(2 ENOB f snyq ) and the energy per sample, P/f snyq , where P is the power dissipation of the core ADC; EN OB is the effective number of bits, calculated as (SN DR − 1.76) /6; and f snyq is the Nyquist sampling frequency. CT ADCs do not have a sampling frequency; thus, for comparison, we define f snyq = 2f BW , where f BW is the ADC input bandwidth (40 MHz). The presented ADC achieves a core FOM of 3-10 fJ/conv-step and a P/f snyq 0.3 pJ. The FOM improvement over the CT ADCs in [3] , [5] , and [7] is respectively > 300×, 6−22×, and > 20×. The ADC also achieves competitive performance relative to DT ADCs in terms of core F OM, P/f snyq , and area. It thus presents a significant step in the development of CT data conversion. 19 . Effect of back-bias (V BB ) used for digital circuits on ADC performance. A higher back-bias lowers delay and offers better linearity at the expense of power dissipation. Test set up is the same as that in Fig. 18(a) , but with different values of V BB (V BB is the absolute value of the back-gate bias, the latter being positive for NMOS and negative for PMOS).
VII. CONCLUSION
The high power dissipation of CT ADCs has in the past been a bottleneck in the development of CT DSP systems. We have proposed a CT ADC architecture that allows a highly powerefficient and compact implementation. The ADC is alias-free with first-order quantization error spectral shaping; has power dissipation that scales automatically with input amplitude; and has a low output token rate that ensures low power dissipation in a subsequent event-driven CT DSP. Its programmability allows performance to be traded off for power depending on a Does not include the power dissipation of the antialiasing filter, and that required for clock generation. b Does not include the power dissipation for the generation of reference currents/voltages for biasing and threshold setting. c Does not include the power dissipation for the generation of reference current (used to generate I GM (< 12µA) and I T H (100s of nA)) and backbiases, which are assumed shared with other circuits on the same chip. signal conditions. Overall, the proposed ADC presents a major advance in the development of CT ADCs and paves the way for consideration of CT DSP as an interesting mode of flexible signal processing.
APPENDIX EXAMPLE: APPLICATION INVOLVING A CT DSP
As a demonstration example, a CT digital bandpass FIR filter (Fig. 20) was implemented in MATLAB to process the acquired CT digital signals. Such an FIR is composed of asynchronous digital delays, digital multipliers and an adder [1] , [3] , making them highly programmable and scalable. An 8 th -order FIR with a 10 MHz 1/T T AP and a 1 MHz passband achieves 30 dB rejection. This CT DSP is event-driven and its power dissipation scales directly with the ADC's output token rate, NT P S : P DSP = E DSP × (no. of taps) × NT P S, where E DSP is the energy dissipated by the CT DSP per token per tap. A V DD -based extrapolation from the design in [5] , gives an E DSP = 12 fJ. For a 75 MHz f 0 , the estimated worst-case power consumption from the above equation and from (1) is only 20 µW. This suggests that the ADC power efficiency can be carried over to the CT DSP too, thanks to its low NTPS. More details on CT DSP chip implementations can be found elsewhere [3] [4] [5] .
